Awesome q2a theme
0 votes

Consider a system with cycles per instruction (CPI) is 1.0 when all memory accesses hit in the cache. The only data accesses are loads and stores, and these are 50% of the total instructions. If the miss penalty is 30 clock cycles and the miss rate is 5%, how much faster would the computer be if all instructions were cache hits?














can someone please explain this,

ago in CO & Architecture by (20 points) | 16 views


Just change the values to get your answer.

1 Answer

0 votes

Ideal CPI where the cache always hits = 1.0

Next, calculate CPI with the real world cache.

(Ideal CPI when everything hits) + (Ideal CPI with fetch+load+store)*(miss rate)*(miss penalty)

$= 1 + 0.5*(1+0.5)*0.05*30 = 3.25 $

Note: this is a question on the concept of unified cache from Henessy and Patterson, same numerical with different data:

ago by (1.2k points)
Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
Welcome to GATE CSE Doubts, where you can ask questions and receive answers from other members of the community.
Top Users Jan 2020
  1. shashin

    1163 Points

  2. Vimal Patel

    306 Points

  3. Deepakk Poonia (Dee)

    305 Points

  4. Debapaul

    237 Points

  5. Satbir

    192 Points

  6. SuvasishDutta

    137 Points

  7. Pratyush Priyam Kuan

    118 Points

  8. tp21

    108 Points

  9. DukeThunders

    96 Points

  10. pranay562

    95 Points

Monthly Top User and those within 60% of his/her points will get a share of monthly revenue of GO subject to a minimum payout of Rs. 500. Current monthly budget for Top Users is Rs. 75.
2,989 questions
1,509 answers
89,814 users