A DMA controller transfers 32-bit words from an input device to memory in one clock cycle using cycle stealing. The input device transmits data at
a rate of 9600 bytes per second. The CPU is fetching and executing instructions at an average rate of 2,000,000 instructions per second (assume 32-bit instructions). The CPU will be slowed down because of the DMA transfer by ................. percent.