search
Log In
Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
Welcome to GATE CSE Doubts, where you can ask questions and receive answers from other members of the community.
Top Users 2021 Jun 14 - 20
  1. mtech_student

    60 Points

  2. Subhajit Panday

    6 Points

  3. Sambhrant Maurya

    4 Points

Weekly Top User (excluding moderators) will get free access to GATE Overflow Test Series for GATE 2021

Recent questions and answers in CO & Architecture

0 votes
0 answers 4 views
Which is true for typical RISC architecture? A.Micro Programmed Control Unit B.Instruction takes multiple clock cycles. C.Have few register in CPU D.Emphasis on optimising instruction pipelines
asked 1 day ago in CO & Architecture Midhun K R 5 points 4 views
0 votes
0 answers 3 views
consider a direct mapped cache of 8 blocks used to implement the following program segment float a[10][10]; int i; for(i=0;i<10;i++) for(j=0;j<10;j++) a[i][j]=8.0; float element occupies 4 bytes, the block size is 12 bytes and array is stored in row-major form. Find the number of hits. also, if the array was stored in coloumn-major, What the number of hits would’ve been?
asked Jun 12 in CO & Architecture donniedarko 39 points 3 views
0 votes
0 answers 12 views
Suppose our computer requires 2048x16 bytes of RAM and 512x16 bytes of ROM. Design the necessary hardware using 512x16 byte RAM and 256x16 byte ROM chips
asked Jun 7 in CO & Architecture AliOzmaral 5 points 12 views
0 votes
1 answer 19 views
The value represented by the following 32-bits in IEEE-754 standard is? 0100000111100000……00
answered May 27 in CO & Architecture samir757 29 points 19 views
0 votes
1 answer 27 views
Suppose we are using the paging concept. The CPU generates an logical address Now suppose in the memory page table for the page required by the CPU the presence bit is 0 then how does the CPU get the required page from the secondary memory?
answered May 18 in CO & Architecture aryavart 73 points 27 views
0 votes
0 answers 21 views
Consider a machine with a byte addressable main memory of 2^16 bytes. Assume that a direct mapped data cache consisting of 32 lines of 64 bytes each is used in the system. A 50 x 50 twodimensional array of bytes is stored in the main memory starting from memory location 1100 H. Assume that the data ... array (a) line 4 to line 11 (b) line 4 to line 12 (c) line 0 to line 7 (d) line 0 to line 8
asked May 6 in CO & Architecture grv_d 9 points 21 views
1 vote
1 answer 49 views
i need to study COA . can somebody tell me good resources and how to progress with subject
answered May 4 in CO & Architecture aryavart 73 points 49 views
0 votes
0 answers 18 views
A three level memory system having cache access time 15ns and disk access time 80ns cache hit ratio is 0.96 and main memory hit ratio is 0.9 What should be v main memory access time to achieve effective access time of 25ns
asked Apr 14 in CO & Architecture Young Stunner 5 points 18 views
0 votes
0 answers 18 views
The clock rate of a machine depends on: a. Cpu Organisation b. Instruction set Architecture. c. Implementation Technology. d. Assembler
asked Mar 18 in CO & Architecture Yashvir 5 points 18 views
0 votes
0 answers 33 views
A PC-relative mode branch instruction is 3 bytes long. The address of the instruction in decimal is 342038. What is the branch address, if the base and index register contains the value 480220 and 9 respectively (Assume base with index addressing mode is used) Answer key says 480198, why?
asked Mar 3 in CO & Architecture Nitinkumar.097 13 points 33 views
3 votes
3 answers 897 views
Consider a set-associative cache of size $\text{2KB (1KB} =2^{10}$ bytes$\text{)}$ with cache block size of $64$ bytes. Assume that the cache is byte-addressable and a $32$ -bit address is used for accessing the cache. If the width of the tag field is $22$ bits, the associativity of the cache is _________
asked Feb 18 in CO & Architecture Arjun 257 points 897 views
2 votes
1 answer 1K views
Consider a computer system with $\text{DMA}$ support. The $\text{DMA}$ module is transferring one $8$-bit character in one $\text{CPU}$ cycle from a device to memory through cycle stealing at regular intervals. Consider a $\text{2 MHz}$ processor. If $0.5 \%$ processor cycles are used for $\text{DMA}$, the data transfer rate of the device is __________ bits per second.
asked Feb 18 in CO & Architecture Arjun 257 points 1K views
1 vote
0 answers 712 views
Assume a two-level inclusive cache hierarchy, $L1$ and $L2$, where $L2$ is the larger of the two. Consider the following statements. $S_1$: Read misses in a write through $L1$ cache do not result in writebacks of dirty lines to the $L2$ $S_2$: Write allocate policy must be ... $S_2$ is false $S_1$ is false and $S_2$ is true $S_1$ is true and $S_2$ is true $S_1$ is false and $S_2$ is false
asked Feb 18 in CO & Architecture Arjun 257 points 712 views
5 votes
2 answers 1.3K views
Consider a pipelined processor with $5$ stages, $\text{Instruction Fetch} (\textsf{IF})$, $\text{Instruction Decode} \textsf{(ID)}$, $\text{Execute } \textsf{(EX)}$, $\text{Memory Access } \textsf{(MEM)}$ ... $\textit{Speedup} $ achieved in executing the given instruction sequence on the pipelined processor (rounded to $2$ decimal places) is _____________
asked Feb 18 in CO & Architecture Arjun 257 points 1.3K views
0 votes
3 answers 442 views
Consider a computer system with a byte-addressable primary memory of size $2^{32}$ bytes. Assume the computer system has a direct-mapped cache of size $\text{32 KB}$ ($\text{1 KB}$ = $2^{10}$ bytes), and each cache block is of size $64$ bytes. The size of the tag field is __________ bits.
asked Feb 18 in CO & Architecture Arjun 257 points 442 views
1 vote
2 answers 525 views
A five-stage pipeline has stage delays of $150, 120, 150, 160$ and $140$ nanoseconds. The registers that are used between the pipeline stages have a delay of $5$ nanoseconds each. The total time to execute $100$ independent instructions on this pipeline, assuming there are no pipeline stalls, is _______ nanoseconds.
asked Feb 18 in CO & Architecture Arjun 257 points 525 views
2 votes
2 answers 798 views
Consider the following instruction sequence where registers $R1, R2$ and $R3$ are general purpose and $\text{MEMORY}[X]$ denotes the content at the memory location $X$ ... format. Assume that the memory is byte addressable. After the execution of the program, the content of memory location $3010$ is ____________
asked Feb 18 in CO & Architecture Arjun 257 points 798 views
0 votes
0 answers 18 views
Hi, my concepts regarding cache memory is weak. Please let me know that where (book or online source) to read Cache memory concepts ? If you have any knowledge about it please share ? Please try to share only standard sources.
asked Feb 17 in CO & Architecture beta 5 points 18 views
0 votes
0 answers 25 views
How to know when to use simultaneous average time formula and when to use hierarchical average time formula for the calculation of tavg questions?
asked Feb 10 in CO & Architecture Abhipsa 17 points 25 views
1 vote
0 answers 17 views
https://gateoverflow.in/3622/gate2006-it-78 with reference to the concept used in previous year question the answer for the true data dependencies in the following question should be 5 ?? but solution is given as 3... M[100<-r1 r2<-M[700] r1<-r2 / r1 r2<-r1+r2 M[500]<-r2 M[200]<-r1
asked Feb 9 in CO & Architecture eyeamgj 29 points 17 views
0 votes
0 answers 27 views
Could someone tell why option C and D are wrong A) B ) C ) D ) Correct Answer: A,B Your Answer: A,B,C,D
asked Feb 6 in CO & Architecture RohitRo45 5 points 27 views
0 votes
0 answers 32 views
In RAW dependency , does we consider only adjacent instructions for RAW or we check every instruction present to check for RAW dependency just like WAW and war
asked Feb 6 in CO & Architecture meivinay 5 points 32 views
0 votes
0 answers 18 views
Basic pipelining. Use the following code fragment: Loop: LD R2,4(R1) ; load R2 from address 4+R1 LD R3,0(R2) ; load R3 from address 0+R2 DADD R3,R1,R2 ; R3=R1+R2 BNEZ R3,Loop ; branch to loop if R3 != 0 Use the classic MIPS five- ... complete the given sequence of instructions are___ i am getting 9 as answer bit in answer 10 is given can someone explain execution of instruction 4? solution given
asked Feb 1 in CO & Architecture 404 found 37 points 18 views
1 vote
0 answers 54 views
Consider a 4 stage pipeline processor. The number of cycles needed by the four instructions S1 S2 S3 S4 I1 2 1 3 1 I2 1 1 1 3 I3 1 3 2 1 I4 3 1 1 2 What is the number of cycles needed to execute the following loop? For (i=1 to 2) {I1; I2; I3; I4;} I am getting answer (20 cycles ) but they gave the answer (23 cycles)
asked Jan 29 in CO & Architecture sauravsingh243 13 points 54 views
0 votes
0 answers 25 views
What is the Half Carry in the addition of the two n-bit binary numbers? Suppose two numbers are 00000010 and 00000011 . What is the value of the Half Carry?
asked Jan 28 in CO & Architecture Shu_b_ham007 5 points 25 views
1 vote
0 answers 31 views
Consider a hypothetical system that uses Direct Memory mode access(DMA) mode to transfer the data from the hard disk to the main memory. If the size of the DMA controller's data count register is 32 bits. A file of 1024 GB needs to transfer from disk to memory. ... the DMA controller needs to get the control of the system bus if the system is byte-addressable? Please explain, the answer was 256.
asked Jan 25 in CO & Architecture Abhipsa 17 points 31 views
0 votes
0 answers 27 views
Consider a cache of 2y blocks, and the main memory of 2y blocks. At what set location (y+4)th block will be mapped in 2-way set associative? In this question, it is asking about (y+4)th block of main memory, then it would be numbered (y+3) in the main memory, so it should get mapped at set location 3. But answer in made easy test is given 4. Is it correct??
asked Jan 24 in CO & Architecture Ankita87077 11 points 27 views
1 vote
1 answer 53 views
1 vote
0 answers 25 views
A pipeline with 4 stages :- IF, ID, EX, WB. IF, ID, WB all take 1 cycle each. EX takes 1 cycle for ADD, 1 for SUB, 3 for MUL. Pipeline cycle time is 3 ns. Out of 1000 instructions, 300 are for ADD, 500 are for SUB and 200 are for MUL. Calculate pipeline efficiency Can someone please explain me its solution?
asked Jan 22 in CO & Architecture ritik8699 9 points 25 views
1 vote
1 answer 38 views
Consider a write through cache memory having the hit ratio for read operation 80% and access time of 50 ns. Main Memory access time is 200 ns. CPU generates 70% read requests and remaining are used for write operations. What is the average memory ... simultaneous organization and showing answer as 116 ns. I am confused when to use hierarchial organization and when to use simultaneous access)
answered Jan 20 in CO & Architecture meivinay 5 points 38 views
0 votes
0 answers 21 views
A 5 stage pipelined processor has the following stages: IF : Instruction fetch, ID : Instruction decode, EX : Execute, MA : Memory access, WB : Write back Number of cycles, using operand forwarding ?
asked Jan 18 in CO & Architecture anurags228 23 points 21 views
0 votes
1 answer 58 views
0 votes
0 answers 19 views
How to calculate memory reference taken by any instruction in the "instruction decode(ID) phase??
asked Jan 16 in CO & Architecture Kavya sharma 11 points 19 views
0 votes
0 answers 44 views
Which of the following statements are true? S1: Doubling the line size halves the number of tags in the cache. S2 : Doubling the associativity increases the number of tags in the cache. S3 : Doubling the line size usually reduce compulsory misses. How to approach such kind of question?
asked Jan 12 in CO & Architecture Abhineet Singh 23 points 44 views
1 vote
0 answers 61 views
Consider a RISC processor with an ideal CPI, where 25% of the total instructions are load and store instruction. Time to accessing main memory is 100 clock cycles and accessing of the cache memory required 2 clock cycles and cache miss rate is 2%. Which of the following are correct? ( ... cache misses is 2.9. D CPI for the handling cache hits is 2.45. How to solve this, unable to get any option...
asked Jan 12 in CO & Architecture Abhineet Singh 23 points 61 views
0 votes
0 answers 9 views
Which of the following are correct?(MSQ) A Compulsory misses can be reduced by increasing the block size. B The search concept used in associative memory is parallel search. C Conflict misses can be reduced by increasing block size. D Reducing block size will ... the spatial locality. I'm having some trouble in approaching these type of questions. Please tell how to solve these type of questions
asked Jan 12 in CO & Architecture Abhineet Singh 23 points 9 views
0 votes
1 answer 20 views
A number F is represented in floating point notation as a triplet <s,E,M> where s is the sign bit, E is the exponent and M is the mantissa. Consider the floating point representation similar to IEEE-754 but with the following constraints, s' as 1 ... Also the exponent is represent as a true exponent without any biasing. Represent the number 75.75 in floating point using the above consideration.
answered Jan 10 in CO & Architecture Shaik Masthan 1.6k points 20 views
0 votes
1 answer 36 views
For a computer based on 3-address instruction formats, each address field is used to specify which of the following S1: A memory operand S2: A processor register S3: An immediate constant data Which of the following statements are correct? a) Either S1 or S2 b) Either S2 or S3 c) Only S2 or S3 d) All of S1, S2 and S3
answered Jan 8 in CO & Architecture Sahil91 683 points 36 views
0 votes
1 answer 40 views
In a two-level cache system, the access time of the L1 cache is 20ns and L2 cache is 40ns. If the hit rate of L1 is 80% and L2 is 90% and the miss penalty on a cache miss is 10 ns. The average memory access time is________ (nsec) a. 28.2 b. 23.4 c. 25.6 Please provide the formula and proper explanation of solution.
answered Jan 8 in CO & Architecture Abhisheksmile94 347 points 40 views
To see more, click for all the questions in this category.
...